

Wednesday, May 15 <sup>th</sup>		Thursday, May 16 <sup>th</sup>		Friday, May 17 <sup>th</sup>	
Time	Paper Title	Time	Paper Title	Time	Paper Title
8:30 – 9:00	Registration	8:30 – 9:00	Registration	9:00-09:45	<b>Spintronic logic gates and circuits</b> <b>Florin Ciubotaru</b>
9:00 – 9:20	OPENING SESSION Panagiotis Dimitrakis Vassilios Ioannou Pascal Normand Christos Tsamis	9:00-09:45	<b>Organic neuromorphic electronics for emulating and interfacing biological systems</b> <b>Paschalis Gkoupidenis</b>	9:45-10:05	Effect of Al <sub>2</sub> O <sub>3</sub> on the operation of SiN <sub>x</sub> -based MIS RRAMs <b>Alexandros Mavropoulos</b>
9:20 – 10:05	<b>From 3D devices to 3D stacking, next challenges and perspectives</b> <b>Thomas Ernst</b>	9:45-10:05	Temperature-Dependent Electronic Transport in Reconfigurable Transistors based on Ge on SOI and Strained SOI Platforms <b>Andreas Fuchsberger</b>	10:05-10:25	Amorphous TeO <sub>2</sub> as P-type Oxide Semiconductor for Electronic Devices <b>John Robertson</b>
10:05-10:25	Enhanced Threshold Voltage Tuning in SOI MOSFET with Ferro-BOX <b>Sorin Cristoloveanu</b>	10:05-10:25	Resistive Switching phenomenon in FD-SOI $\Omega$ -Gate FETs: transistor performance recovery and back gate bias influence <b>Carlos Andrés Valdivieso León</b>	10:25-10:45	Trap Characterization in Substrates with Buried SiGe Layers for RF <b>Yiyi Yan</b>
10:25-10:45	Experimental Extraction of Self-Heating in SOI Nanowire MOSFETs at Cryogenic Temperatures <b>Marcelo Pavanello</b>	10:25-10:45	Preliminary results on industrial 28nm FD-SOI phase change memory at cryogenic temperature <b>Philippe Galy</b>	10:45-11:05	Substrate Crosstalk Characterization for optimized Isolation in FDSOI <b>Talha Chohan</b>
10:45 – 11:00	Coffee Break	10:45-11:05	Investigation on the Performance Limits of Dirac-Source FETs <b>Tommaso Ugolini</b>	11:05 – 11:20 ☉	Coffee Break
11:00-11:20	Low-Loss Silicon Substrates with PN Passivation in 28 nm FD-SOI <b>Martin Rack</b>	11:05 – 11:20 ☉	Coffee Break	11:20-11:40	GaN-on-GaN PIN Diode Performance at Cryogenic Temperatures <b>Ya-Xun Lin</b>
11:20-11:40	Comparison of Self-Heating Effect between SOI and SOSIC MOSFETs <b>Huiping Zhu</b>	11:20-11:40	Impact of Device Layout on Self-heating Extraction in MOSFETs <b>Arka Halder</b>	11:40-12:00	Low-frequency Noise in Polysilicon Source-Gated Thin-Film Transistor <b>Qi Chen</b>
11:40-12:00	Thermal-coupling characterization of FD-SOI FETs at cryogenic temperatures <b>Martin Vanbrabant</b>	11:40-12:00	Operation of Junctionless Nanowire Transistors Down to 4.2 Kelvin <b>Flavio Bergamaschi</b>	12:00-12:20	DFT study of adsorption density of molecules in 2D materials <b>Ruben Ortega Lopez</b>
12:00-12:20	Enhancing Cryogenic Performance of FDSOI Logic Circuits Using Back Biasing and Threshold Voltage Engineering <b>Tapas Dutta</b>	12:00-12:20	Non-Uniform matching performances in mesa-isolated SOI MOSFETs <b>Pierre Iheritier</b>	12:20-12:40	Performance of Pulse-Programmed Memristive Crossbar Array with Bimodally Distributed Stochastic Synaptic Weights <b>Nadine Dersch</b>
12:20-12:40	High-Endurance Bulk CMOS One-Transistor Cryo-Memory <b>Curt A. Richter</b>	12:20-12:40	Analog Behavior of Forksheet at High Temperatures <b>Joao Martino</b>	12:40-13:00	Interface Roughness in Resonant Tunnelling Diodes for Physically Unclonable Functions <b>Pranav Acharya</b>
12:40-13:00	Analysis of Electron Mobility in 7-Level Stacked Nanosheet GAA nMOSFETs <b>Michelly de Souza</b>	12:40-13:00	Investigation of DC and Low Frequency Noise Parameters of Junctionless GAA Si VNW pMOSFETs in the Temperature Range from 80 K to 340 K <b>Abderrahim TAHIAT</b>	13:00 – 14:15 ☉	Lunch break
13:00 -14:15 ☉	Lunch Break	13:00 – 14:15 ☉	Lunch break	14:15-14:35	Influence of multiple MISHEMT conduction channels on analog behavior <b>Bruno Canales</b>
14:15 – 16:15	POSTER SESSION	14:15-15:50	Brain-inspired in-memory Computing using Ferroelectric Transistors <b>Hussam Amrouch</b>	14:35-14:55	Optimizing Unconventional Trilayer SOTs for Field-Free Switching <b>Nils Petter Jørstad</b>
16:15 – 16:30 ☉	Coffee break	15:50-16:10	Novel Y-function methodology parameter estimation from weak to strong inversion operation <b>Bogdan CRETU</b>	14:55-15:15	Electron mobility in silicon under high uniaxial strain <b>Nicolas Roisin</b>
16:30-17:15	<b>Unconventional Computing with Novel Materials: Promises and Challenges</b> <b>Georgios Ch. Sirakoulis</b>	16:10-16:30	The Dual-Technology FET: nMOS/pTFET in the same device <b>Joao Martino</b>	15:15-15:35	Towards ALD-grown MoS <sub>2</sub> devices for CMOS BEOL <b>Carlos Marquez Gonzalez</b>
17:15-17:35	Mobility and intrinsic performance of silicon-based Nanosheet FETs at 3nm CMOS and beyond <b>Ankit Dixit</b>	16:30-16:50	TLM-based numerical extraction for CMOS-compatible N+-InGaAs ohmic contacts on 200nm Si substrates <b>Antoine Lombrez</b>	15:35-15:55	Back Bias Effect with Hysteresis in Cryogenic 200 nm SOI MOSFETs <b>Ryusei Iri</b>
17:35-17:55	Preliminary numerical study on magnet gate in MOS FD-SOI for quantum and sensor applications <b>Philippe Galy</b>	16:50 – 17:10	Coffee break	15:55-16:15	Reservoir computing for real-time arrhythmia detection using volatile and non-volatile low power memristors <b>Dimitris Tsoukalas</b>
17:55-18:15	Epitaxial p+pn+ vertical short diodes for microbolometers <b>Romain Kubica</b>	17:20 – 20:30	Excursion to Cape Sounion	16:15-16:35	Interlayer Exchange Coupling for Enhanced Performance in Spin-Transfer Torque MRAM Devices <b>Mario Bendra</b>
18:15-18:35	Engineering Thin H <sub>2</sub> O Ferroelectric Layers: From Material Study to 3D Integration for Vertical Gate-All-Around FeFETs <b>Konstantinos Moustakas</b>			16:35-16:55	Quantum Simulations of MoS <sub>2</sub> FETs Including Contact Effects <b>Alfonso Sanchez-Soares</b>
18:35	Si/Ge <sub>1-x</sub> Sn <sub>x</sub> /Si transistors with highly transparent Al contacts <b>Lukas Wind</b>			16:55-17:10	Density Functional Analysis of Voltage Shifts through Oxide Layers in Si- and MoS <sub>2</sub> -based FETs <b>Ruyue Cao</b>
20:00 ☉	Cocktail Reception			17:10 – 17:30	Conference Closure