

EuroSOI-ULIS 2024, Poster Session

- 1 TCAD Simulation of GAAFET for Cryogenic Temperature Operation to Achieve Low-Power and High-Performance Applications
M-Y Chang, P-C Chen, Y-H Wang, M-H Chiang

- 2 A Closed-Form Model for Gauss-Fermi Distribution in Amorphous and Organic Semiconductors
N. Dersch, E. Rastegar Pashaki, A. Kloes, G. Darbandy

- 3 Boosting the Capacity of Driving the Drain Current of the FinFET by a Simple Changing of the CMOS ICs Manufacturing Process
S. Pinillos Gimenez, M. M. Correia

- 4 Resistive switching mechanisms in RRAM memory structures based on copper (II) oxide
M. Ozga, R. Mroczynski, M. Godlewski, B.j Witkowski

- 5 Investigation and Modeling Thermoelectric Performance of Multilayered Sb-rich GeSbTe Phase Change Memory Using Finite Element Method
A. Ozturk, H. Cinkaya

- 6 Temperature Resilient 1-T FDSOI Neuron for Reliable Neuromorphic Computing
Rajakumari V, A. Krishna Kumar, **K P Pradhan**

- 7 TCAD Simulations of Single Event Effects in Quasi-vertical GaN Schottky Barrier Diodes with Guard Rings for Space Applications
Y-Xun Lin, D-S Chao, J-H Liang, S. Hall, J. Zhou, I. Mitrovic

- 8 Comprehensive study of electrons and spins bound to phosphorus donors in silicon-on-insulator nanostructures
F. Taglietti, S. Marzanati, U. Kentsch, R. Quirino, M-J Calderón, B. Koiller, M. Fanciulli

- 9 Maintenance-free energy source made of SOI wafers and piezoelectric materials: AlN:Sc and PZT
J. Zając, M. Ekwinska, Helena Klos, **D. Szmigiel**, G. Muscalu, S. Dinulescu, C. Moldovan, B. Firtat, A. Anghelescu, G. Sirbu, N. Boice

- 10 Analog Behavior of V-FET operating in forward and reverse mode
V.C.P. Silva, A.R. Ribeiro, J.A. Martino, A. Veloso, N. Horiguchi, **P.G.D. Agopian**

- 11 An Ultra-Low Power VCO for RF Sensing Application
R-K Narayanan, D. Stajic, P. Kumar, L. Maurer

- 12 Impact of Source-Drain Series Resistance on Carrier Mobility in AlGaIn/GaN High Electron Mobility Transistors
E. Panzo, N. Graziano, E. Simoen, **M. G. C. Andrade**

EuroSOI-ULIS 2024, Poster Session

- 13** Coupling ab-initio Description and Monte Carlo Simulation to Capture the Transport of Hot Carriers
M. Ghanem, R. Sen, J. Sjakste, A. Pilotto, P. Dollfus, J. Saint Martin
-
- 14** Recent developments on Thermoelectric devices based on Silicon
A. Rodriguez-Iglesias, J. M. Sojo-Gordillo, M. Fernández-Regúlez, I. Martín-Fernández, F. Pérez-Murano, F. Xavier Álvarez, A. F. Lopeandia, A. Morata, A. Tarancon, L. Abad, J. Santander, M. Salleras, L. Fonseca
-
- 15** Monte Carlo Simulation of Thermoelectric Properties of Nanostructures
M. Ghanem, Philippe Dollfus, Jerome Saint Martin
-
- 16** Stress management in freestanding membranes obtained by ion implantation induced delamination
L. Benichou, F. Mazen, T. Salvetat, F. Madeira, F. Rieutord
-
- 17** Low power CO₂ detection for sensor integration on FDSOI-CMOS technology for of real-time air quality monitoring
A. Ghouma, B. Salem, S. Cavalaglio, J-R. Plaussy, G. Crowin, R. Ben Abbes, S. Monfray, T. Fiorido, M. Bendahan, A. Souifi
-
- 18** Machine Learning Augmented TCAD Assessment of Corner Radii in Nanosheet FET
J. Patel, B. Satwik, **N. Bagga**, I. Bais, C. Arora, V. Kumar, A. Dixit, N. Kumar, V. Georgiev, S. Dasgupta
-
- 19** Optimization and application of HiPIMS hafnium oxynitride (HfOxNy) thin films in MOS structures
M. Puźniak, W. Gajewski, M. Żelechowski, **R. Mroczyński**
-
- 20** Reliability Aspects of Negative-Capacitance Stacked Nanosheet FET Considering Self-Heating Effect
L. Lakkireddy, **S. Srivastava**, Shashidhara M., S. Panwar, J. P. Purohit, L. C. Acharya, A. Acharya
-
- 21** Performance Optimization of III-V Homo/Heterojunction Line TFET: Device-Circuit Interaction
S. Panwar, K. Kesava, S. Srivatsava, Shashidhara M., S. Rankawat, A. Acharya
-
- 22** A Planar Core-Shell Junctionless Transistor Compatible with FD-SOI Technology
Y. Yan, W. Song, C. Dou, X. Zhao, B. Li, Y. Xu, S. Cristoloveanu
-
- 23** New Insights into Back-Biasing Effects in Advanced FD-SOI MOSFET
X. Zhang, Y. Yan, W. Song, C. Dou, X. Zhao, B. Li, Y. Xu, S. Cristoloveanu
-
- 24** Nanowire Behavior Under the Influence of Polyoxometalates: A Comparative Study of Depletion and Enhancement Modes
A. Dixit, R. Ghosh, J. Jacobs, N. Kumar, L. Vila-Nadal, A. Asenov, D. J. Paul, V. Georgiev

EuroSOI-ULIS 2024, Poster Session

- 25** Optimizing Peptide Detection Using FET-Based Sensors: Integrating Non-Linearities of Surface Functionalization
N. Kumar, A. Dixit, P. Kumar, Md H. R. Ansari, N. Bagga, N. Gandhi, P. N. Kondekar, C. P. García, V. Georgiev
-
- 26** A Data Efficient Framework for Higher Dimensional Neural Compact Modeling
Y. S. Cha, C-Sub Lee, K. Rim, H. Il Park, H. Cho
-
- 27** Drain Bias Influence on Junctionless Nanowire Transistors Effective Channel Length
E. M. Silva, R. Trevisoli, **R. T. Doria**
-
- 28** Magnetic Spin Hall induced Field-Free Magnetization Switching in SOT-MRAM Devices
B. Pruckner, N. P. Jørstad, W. Goes, S. Selberherr, V. Sverdlov
-
- 29** Novel VT1 Reduction Strategies in GGNMOS for Robust ESD Applications
N. Sarma, A. Yadav, **L. C. Acharya**, R. Singh, S. Dasgupta, A. Bulusu
-
- 30** Performance Investigation of 3D Stack Channel Devices
S. O. Nascimento, **M. G. C. de Andrade**
-
- 31** Adaptive Body Biasing Technique based Digital LDO Regulator for Transient Response Improvement
K. M. Tripathi, M. Pathak, S. Manhas, **A. Bulusu**
-
- 32** Temperature Influence on NBTI in Junctionless Nanowire Transistors
N. Graziano Jr, **Rodrigo T. Doria**, Renan T. Doria, M. Pavanello, M. G. C. Andrade
-
- 33** Body Bias Assisted Method for Improvement in Performance Parameters of Analog Compute In-Memory Architecture
N. Gupta, L. C. Acharya, M. Dargupally, S. Dasgupta, A. Bulusu
-
- 34** Assessing the Performance of Ferroelectric Junctionless FET for NVM
A. K. BEHERA, N. Chauhan, A. Kumar, T. Rampal, S. De, A. Dasgupta, S. Dasgupta, A. Bulusu
-
- 35** Silicon-oxide resistive switching memory based on the HSQ layer
P. Wisniewski, A. Mazurak, A. Kadziela, M. Filipiak, B. Stonio, R. B. Beck
-
- 36** Study of RRAM devices with PECVD silicon-oxide resistive switching layer
I. Lisovyi, B. Stonio, J. Jasinski, P. Wiśniewski
-
- 37** Small Signal PDSOI MOSFET model: Considering Impact Ionization and Self-Heating Effects
N. P. Singh, S. Banchhor, A. Yadav, A. Goswami, A. Singh, R. Ranjan, S. Dasgupta, **A. Bulusu**
-
- 38** A Super low power Frequency Multiplier covering 6 to 9 GHz in 22-nm CMOS-FDSOI Technology
R. K. Narayanan, D. Stajic, P. Kumar, R. Pfeiffer, L. Maurer
-

EuroSOI-ULIS 2024, Poster Session

- 39** TID aware Efficient Standard Cell Characterization and its Application on the Path level Timing Performance of the Digital Circuits
L. C. Acharya, N. Gupta, K. J. Singh, M. Dargupally, N. Mishra, A. Sharma, N. Sarma, A. Yadav, A. Acharya, V. Ramakrishan, A. Mandal, S. Dasgupta, A. Bulusu
-
- 40** Switching phenomena in CdIn₂S₄-based neuromorphic structures
J. Zdziębowski, N. Barreau, P. Zabierowski
-
- 41** Integration of membrane waveguide lasers
S. Richardson, N. Klokkou, R. Bek, M. Jetter, P. Michler, **V. Apostolopoulos**
-
- 42** Assessing the Ion Sensitivity of Si₃N₄-based Feedback Field Effect Transistor Using Snap-Back Characteristics
P. Kumar, **N. Kumar**, A. Dixit, N. Bagga, N. Gandhi, P. N. Kondekar, Md H. R. Ansari, C. P. García, V. Georgiev
-
- 43** Simulation of planar CBRAM structures for RF applications
E. Tsipas, A. Mavropoulis, E. Stavroulakis, P. Dimitrakis, G. Ch. Sirakoulis